

























Exception Behavior											
<ul> <li>Preserving exception behavior         <ul> <li>⇒ any changes in instruction execution order             must not change how exceptions are raised in             program             (⇒ no new exceptions)</li> </ul> </li> </ul>											
• Example:	• Example:										
DADDU	R2,R3,R4										
BEQZ	R2,L1										
LW	R1,0(R2)										
L1:											
<ul> <li>– (Assume branc</li> </ul>	hes not delayed)										
<ul> <li>If we move LW before BEQZ, we might have a (new) memory address exception</li> </ul>											
Adapted from Patterson and Hennessey (Morgan Kauffman Pubs)		CS613 s12 - ILP — 14									



Adapted from Patterson and Hennessey	
(Morgan Kauffman Pubs)	00010 a10 U.D. 16
	C5013 S12 - ILP - 10



















Loop:	lw addi addu sw bne	\$t0, 0(\$s1) \$s1, \$s1, -4 \$t0, \$t0, \$s2 \$t0, 4(\$s1) \$s1, \$zero, Loop	
Loop:	lw addi addu sw lw addi addu sw bne	\$t0, 0(\$s1) \$s1, \$s1, -4 \$t0, \$t0, \$s2 \$t0, 4(\$s1) \$t0, 0(\$s1) \$s1, \$s1, -4 \$t0, \$t0, \$s2 \$t0, 4(\$s1) \$s1, \$zero, Loop	Dependency introduced by unrolling















Adapted from Patterson and Hennessey (Morgan Kauffman Pubs)

CS613 s12 - ILP - 33











	Т	on	nas	ulo	Ex	amı	ole (	Cva	cle 2	2			
In	struction	n sta	tus:			Exec	Write	-					
	Instructio	m	i	k	Issue	Comp	Result			Busy	Address		
	LD	 F6	34+	R2		<u>r</u>			Load1	Yes	34+R2	٦	
	LD	F2	45+	R3	2				Load2	Yes	45+R3	<b>h</b>	
	MULTD	F0	F2	F4					Load3	No		•	
	SUBD	F8	F6	F2								-4	
	DIVD	F10	FO	F6									
	ADDD	F6	F8	F2									
Re	eservatio	on St	ations	s:		<i>S1</i>	<i>S2</i>	RS	RS				
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
			Add1	No						]			
			Add2	No									
			Add3	No									
			Mult1	No									
			Mult2	No									
Re	egister r	esult	statu	s:									
	Clock				FO	<u>F2</u>	F4	F6	F8	F10	F12		F30
	2			FU		Load2		Load1					
	Note: Can have multiple loads outstanding												
Ad (M	lapted from P lorgan Kauffn	atterso nan Put	n and He os)	nnessey						<u> </u>	CS613	s12 – IL	-P — 39

Ι	т	on	126	ulo	Ev	ami							
Inst	truction	ı sta	tus:	uiu		Exec	Write	Jyc		•			
I	nstructio	n	i	k	Issue	Comp	Result			Busy	Address		
	D	 F6	34+	R2	1	3			Load1	Yes	34+R2	1	
I	LD	F2	45+	R3	2				Load2	Yes	45+R3		
1	MULTD	FO	F2	F4	3				Load3	No			
5	SUBD	F8	F6	F2								-	
1	DIVD	F10	FO	F6									
A	ADDD	F6	F8	F2									
Res	ervatio	on St	ations	s:		<i>S1</i>	<i>S2</i>	RS	RS				
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_			
			Add1	No									
			Add2	No									
			Add3	No									
			Mult1	Yes	MULTD	)	R(F4)	Load2					
			Mult2	No						<b>P</b>			
Reg	gister re	esult	statu	s:									
(	Clock				F0	F2	F4	F6	F8	F10	F12		F30
	3			FU	Mult1	Load2		Load1					
•	<ul> <li>Note: registers names are removed ("renamed") in Reservation Stations; MULT issued</li> </ul>												
Adap (Mor	Adap <mark>le:OraddFlate:sempletines</mark> ey what is waiting for Load1? (Morgan Kauffman Pubs) CS613 s12 - ILP - 40												

	т	on	nas	ulo	Ex	amj	ole (	Сус	le 4	L.			
In	structior	ı sta	tus:			Exec	Write						
	Instruction	n Tí	j	k	Issue	Comp	Result		T 14	Busy	Address	1	
	LD LD	F6 F2	34+ 45+	R2 R3	2	4	4		Load1 Load2	No Yes	45+R3		
	MULTD	F0	F2	F4					Load3	No			
	SUBD DIVD	F8 F10	F6 F0	F2 F6	4								
	ADDD	F6	F8	F2									
Re	eservatio	n St	ations			<i>S1</i>	<i>S2</i>	RS	RS				
		Time	Name	<i>Busy</i>	Op	Vi	Vk	Oj	Ok	•			
			Add1	Yes	SUBD	M(A1)			Load2	J			
			Add2	No No									
			Mult1	Yes	MULTE	)	R(F4)	Load2					
			Mult2	No									
Re	egister re	esult	statu	s:									
	Clock				FO	F2	F4	F6	F8	F10	F12		F30
	4			FU	Mult1	Load2		M(A1)	Add1				
•	<ul> <li>Load2 completing; what is waiting for Load2?</li> </ul>												
Ad (M	apted from Pa organ Kauffm	atterso Ian Put	n and Her os)	nessey							CS613 s	s12 – IL	.P — 41





































