


Some Advanced Pipelining Concepts – Appendix A (extracts)


RAW Data Hazard




Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 2

A two-instruction RAW hazard



A 3-instruction RAW hazard




Coping with RAW hazards: Forwarding

- Addresses RAW data hazard
- The idea:
 - When a RAW hazard is present, instead of waiting until the first instruction actually writes the new value to the register...
 - » take the updated value directly when it is available in the first instruction's execution (
 - » and inject it as one of the inputs to the later instruction's EX stage
- Obviously, this requires modifying the hardware design
 - Add'l control logic to detect the hazard
 - Datapath to forward the updated value to earlier stages

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 5


Forwarding to Avoid Data Hazard



Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 6


HW Change for Forwarding



Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 7


Forwarding to Avoid LW-SW Data Hazard



Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 8

Data Hazard Even with Forwarding



Software Scheduling to Avoid Load Hazards

Try producing fast code for

$a = b + c;$

$d = e - f;$

assuming $a, b, c, d, e,$ and f in memory.

Slow code:

```

LW    Rb,b
LW    Rc,c
ADD   Ra,Rb,Rc
SW    a,Ra
LW    Re,e
LW    Rf,f
SUB   Rd,Re,Rf
SW    d,Rd
    
```

Fast code:

```


LW    Rb,b
LW    Rc,c
LW    Re,e
ADD   Ra,Rb,Rc
LW    Rf,f
SW    a,Ra
SUB   Rd,Re,Rf
SW    d,Rd
    
```

Compiler optimizes for performance. Hardware checks for safety.

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 10

Control Hazard on Branches: Three Stage Stall



What do you do with the 3 instructions in between?

If CPI = 1, 30% branch,
Stall 3 cycles => new CPI = 1.9!

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 11

Goals of a branch stall reduction strategy

Determine if the branch is taken sooner,

AND

Compute the “taken” branch address earlier

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 12

One approach


- We could change the ISA to substitute beqz (branch if reg=0) and bnez (branch if reg \neq 0) for the beq and bne instructions.
- Then:
 - Move Zero test to ID/RF stage
 - Adder to calculate new PC in ID/RF stage
 - 1 clock cycle penalty for branch versus 3

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 13

Pipelined MIPS Datapath

Figure A.24, page A-38



- Interplay of instruction set design and cycle time.

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 14

For general Branches: Four Branch Hazard Alternatives

#1: Stall until branch direction is clear

#2: Predict Branch Not Taken

- Execute successor instructions in sequence
- “Squash” instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken

- 53% MIPS branches taken on average
- But haven't calculated branch target address in MIPS
 - » MIPS still incurs 1 cycle branch penalty
 - » Other machines: branch target known before outcome

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 15

Four Branch Hazard Alternatives

#4: Delayed Branch

- Define branch to take place **AFTER** a following instruction

branch instruction
 sequential successor₁
 sequential successor₂

 sequential successor_n
branch target if taken

Introduce a delay by
changing the program to
insert n instructions that
would:

(a) have to be executed
whether or not the branch
is taken OR
(b) would not produce an
incorrect result


- 1 slot delay allows proper
decision and branch target
address in 5 stage pipeline
- MIPS uses this

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 16

Scheduling Branch Delay Slots (Fig A.14)

A. From before branch B. From branch target C. From fall through



- **A is the best choice, fills delay slot & reduces instruction count (IC)**
- **In B, the sub instruction may need to be copied, increasing IC**
- **In B and C, must be okay to execute sub when branch fails**

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 17

Delayed Branch

- **Compiler effectiveness for single branch delay slot:**
 - Fills about 60% of branch delay slots
 - About 80% of instructions executed in branch delay slots useful in computation
 - About 50% (60% x 80%) of slots usefully filled
- **Delayed Branch downside: As processors go to deeper pipelines and multiple issue, the branch delay grows and needs more than one delay slot**
 - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
 - Growth in available transistors has made dynamic approaches relatively cheaper

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 18

Evaluating Branch Alternatives

$$\text{Pipeline speedup} = \frac{\text{Pipeline depth}}{1 + \text{Branch frequency} \times \text{Branch penalty}}$$

Assume 4% unconditional branch, 6% conditional branch-untaken, 10% conditional branch-taken

<i>Scheduling scheme</i>	<i>Branch penalty</i>	<i>CPI</i>	<i>speedup v. unpipelined</i>	<i>speedup v. stall</i>
Stall pipeline	3	1.60	3.1	1.0
Predict taken	1	1.20	4.2	1.33
Predict not taken	1	1.14	4.4	1.40
Delayed branch	0.5	1.10	4.5	1.45

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 19


Extending the MIPS pipeline for multicycle operations

- Floating-point operations are inherently more complex than integer operations
- Setting clock cycle time so that the EX phase of all instructions (including floating point) completes in one cycle will make the cycle impossibly slow
- To get around this:
 1. Allow the EX cycle to repeat as many times as needed to complete the operation, and
 2. Provide multiple parallel execution units

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 20

The concept (example)



ID modified to:

- determine which EX unit an instruction should use
- hold instructions until data hazards resolved

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 21


Latency and Initiation Interval

- **Latency**
 - Number of cycles that must elapse between:
 - » the end of the EX phase of the instruction of interest and
 - » An instruction that uses that instruction's result
- **Initiation interval**
 - Number of cycles that must elapse between two instructions that use the same EX unit

Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 22

A more realistic approach (example)



Adapted from Hennessey and Patterson,
Morgan Kaufman, Pub

UAH CS613 F11 – Pipelining - 23