

Chapter 6: Registers and Counters

G. W. Cox – Spring 2010

4-bit register





Fig. 6-1 4-Bit Register
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

G. W. Cox – Spring 2010

A more sophisticated register

cs309



If "Load" = 1, the register will load from the inputs

Otherwise, it will hold the stored value



Fig. 6-2 4-Bit Register with Parallel Load

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

G. W. Cox – Spring 2010

Serial versus parallel


cs309



G. W. Cox – Spring 2010

Shift registers

cs309



G. W. Cox – Spring 2010

4-bit shift register

cs309




Fig. 6-3 4-Bit Shift Register
 © 2002 Prentice Hall, Inc.
 M. Morris Mano
 DIGITAL DESIGN, 3e.

G. W. Cox – Spring 2010

Serial transfer

cs309





Fig. 6-4 Serial Transfer from Register A to register B
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

G. W. Cox – Spring 2010

A serial adder

cs309




Fig. 6-5 Serial Adder
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

G. W. Cox – Spring 2010

Mano's Universal Shift Register

cs309




Fig. 6-7 4-Bit Universal Shift Register
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

G. W. Cox – Spring 2010

Operation Diagrams

cs309




Fig. 6-7 4-Bit Universal Shift Register

G. W. Cox – Spring 2010

Active lines for Parallel Load

cs309




Fig. 6-7 4-Bit Universal Shift Register

G. W. Cox - Spring 2010

Active lines for No change

cs309




Fig. 6-7 4-Bit Universal Shift Register

G. W. Cox - Spring 2010

Active lines for Shift Right

cs309




Fig. 6-7 4-Bit Universal Shift Register

G. W. Cox - Spring 2010

Active lines for Shift Left

cs309




Fig. 6-7 4-Bit Universal Shift Register

G. W. Cox - Spring 2010

Counters


G. W. Cox – Spring 2010

A Binary Ripple Counter

In a ripple counter, the clock (count) pulse is applied to the first stage only. The change in stage “n” triggers the clock pulse for stage “n+1”

Note that in this design, the FF's are triggered by a 1->0 transition on the clock input

	A3	A2	A1	A0
Reset	0	0	0	0
count 0->1	0	0	0	0
count 1->0	0	0	0	1
count 0->1	0	0	0	1
count 1->0	0	0	1	0
count 0->1	0	0	1	0
count 1->0	0	0	1	1




(a) With T flip-flops

G. W. Cox – Spring 2010

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

A Binary Ripple Counter

cs309



	D3	A3	D2	A2	D1	A1	D0	A0
Reset	1	0	1	0	1	0	1	0
count 0->1	1	0	1	0	1	0	1	0
count 1->0	1	0	1	0	1	0	0	1
count 0->1	1	0	1	0	1	0	0	1
count 1->0	1	0	1	0	0	1	1	0

Note that in this design, the FF's are triggered by a 1->0 transition on the clock input

(b) With D flip-flops

G. W. Cox – Spring 2010

© 2002 Prentice Hall, Inc. M. Morris Mano DIGITAL DESIGN, 3e.

Decade Ripple Counter

cs309




Fig. 6-9 State Diagram of a Decimal BCD-Counter

G. W. Cox – Spring 2010




Fig. 6-10 BCD Ripple Counter

© 2002 Prentice Hall, Inc. M. Morris Mano DIGITAL DESIGN, 3e.

3-decade ripple counter

cs309





Fig. 6-11 Block Diagram of a Three-Decade Decimal BCD Counter

G. W. Cox – Spring 2010

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Synchronous Counters

cs309



In a synchronous counter the clock (count) pulse is applied to all stages at once

Fig. 6-12 4-Bit Synchronous Binary Counter

G. W. Cox – Spring 2010

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Up-Down Counter

cs309






Fig. 6-13 4-Bit Up-Down Binary Counter

G. W. Cox – Spring 2010

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Ring counters

cs309



(c) Sequence of four timing signals

Fig. 6-17 Generation of Timing Signals

G. W. Cox – Spring 2010

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.