

Chapter 5: Synchronous Sequential Logic

G. W. Cox – Spring 2010

The idea of a sequential circuit




Fig. 5-1 Block Diagram of Sequential Circuit

"Next State"

"Present State"

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Synchronous sequential circuits

cs309






Fig. 5-2 Synchronous Clocked Sequential Circuit

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

An example flip-flop

cs309



	Next State $Q(t+1)$	Enable	Present State $Q(t)$
	1	0	?
	1	1	1
	⋮	⋮	⋮
	whatever	0	1
	⋮	⋮	⋮
	0	0	1
	0	1	0

Time ↓

G. W. Cox – Spring 2010

Building Flip-Flops

cs309

The heart of a flip-flop is a "latch" circuit




Fig. 5-3 SR Latch with NOR Gates


Can also do this with NAND's – see text

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

How a latch holds a value


cs309



G. W. Cox – Spring 2010

An S-R Flip-Flop

cs309




C	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	Q = 0; Reset state
1	1	0	Q = 1; set state
1	1	1	Indeterminate

(a) Logic diagram

(b) Function table

Fig. 5-5 SR Latch with Control Input



Symbol

Characteristic Table

S	R	Q(t+1)	
0	0	Q(t)	
0	1	0	"Reset"
1	0	1	"Set"
1	1	Not allowed	


Artwork

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

G. W. Cox – Spring 2010

J-K Flip-Flop

cs309




Characteristic Table

J	K	Q(t+1)	
0	0	Q(t)	
0	1	0	"Reset"
1	0	1	"Set"
1	1	Q'(t)	"Complement"

G. W. Cox – Spring 2010

D Flip-Flop

cs309




Characteristic Table

D	Q(t+1)
0	0
1	1

G. W. Cox – Spring 2010

T (“Toggle”) Flip-Flop

cs309



Characteristic Table

T	Q(t+1)
0	Q(t)
1	Q'(t)

G. W. Cox – Spring 2010

Master-Slave Flip-Flop

cs309

We often want to be able to read a stable Present State at the same time we are changing the Next State. We can do this by cascading two latches.




Fig. 5-9 Master-Slave D Flip-Flop

G. W. Cox – Spring 2010

Artwork
 © 2002 Prentice Hall, Inc.
 M. Morris Mano
 DIGITAL DESIGN, 3e.


cs309

Analyzing Sequential Circuits

G. W. Cox – Spring 2010

Example Circuit

cs309



Note:
The "state" of this circuit
is the output of the two
flip-flops: AB


Fig. 5-15 Example of Sequential Circuit

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Flip-Flop Input Equations

cs309



$$D_A = A(t)x(t) + B(t)x(t)$$

$$D_B = A'(t)x(t)$$

Fig. 5-15 Example of Sequential Circuit

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

State Equations

cs309




Fig. 5-15 Example of Sequential Circuit

The State Equations specify the next state of the circuit as a function of the present state and inputs.

Because these are D FF's, the next state is equal to the FF inputs

$$A(t+1) = A(t)x(t) + B(t)x(t)$$

$$B(t+1) = A'(t)x(t)$$

Usually, we drop the "(t)":

$$A(t+1) = xA + xB$$

$$B(t+1) = A'x$$

Output:
 $y = (A+B)x'$

G. W. Cox – Spring 2010

Artwork
 © 2002 Prentice Hall, Inc.
 M. Morris Mano
 DIGITAL DESIGN, 3e.

State Table

cs309




Fig. 5-15 Example of Sequential Circuit

$$A(t+1) = xA + xB$$

$$B(t+1) = A'x$$

$$y = (A+B)x'$$

Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Also note alternate form of the State Table: Table 5.3 in text

G. W. Cox – Spring 2010

Artwork
 © 2002 Prentice Hall, Inc.
 M. Morris Mano
 DIGITAL DESIGN, 3e.

State Diagram

cs309

Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0




Fig. 5-16 State Diagram of the Circuit of Fig. 5-15

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

State Diagram

cs309

Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0




Fig. 5-16 State Diagram of the Circuit of Fig. 5-15


G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Sequential circuit analysis (continued)

G. W. Cox – Spring 2010


Another D-FF example



(a) Circuit diagram

(b) State table

$$D = x \text{ XOR } y \text{ XOR } A$$



(c) State diagram

Note that since the circuit output is the state, we do not need to show the output value on the transition lines.


Fig. 5-17 Sequential Circuit with D Flip-Flop

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

JK-FF Example

cs309



Input eqns:

$$\begin{aligned}
 J_A &= B \\
 K_A &= x'B \\
 J_B &= x' \\
 K_B &= x \text{ XOR } A
 \end{aligned}$$

Fig. 5-18 Sequential Circuit with JK Flip-Flop

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

JK-FF Example (2)

cs309

Input eqns:

$$\begin{aligned}
 J_A &= B \\
 K_A &= x'B \\
 J_B &= x' \\
 K_B &= x \text{ XOR } A
 \end{aligned}$$

Present State			Input	Next State		FF Inputs			
A	B		x	A	B	J _A	K _A	J _B	K _B
0	0		0			0	0	1	0
0	0		1			0	0	0	1
0	1		0			1	1	1	0
0	1		1			1	0	0	1
1	0		0			0	0	1	1
1	0		1			0	0	0	0
1	1		0			1	1	1	1
1	1		1			1	0	0	0

G. W. Cox – Spring 2010

JK-FF Example (3)

cs309

Input eqns:

$$\begin{aligned}
 J_A &= B \\
 K_A &= xB \\
 J_B &= x' \\
 K_B &= x \text{ XOR } A
 \end{aligned}$$

Characteristic Table

J	K	Q(t+1)	
0	0	Q(t)	
0	1	0	"Reset"
1	0	1	"Set"
1	1	Q'(t)	"Complement"

Present State			Input	Next State		FF Inputs			
A	B	x	A	B	J _A	K _A	J _B	K _B	
0	0	0	0	1	0	0	1	0	
0	0	1	0	0	0	0	0	1	
0	1	0	1	1	1	1	1	0	
0	1	1	1	0	1	0	0	1	
1	0	0	1	1	0	0	1	1	
1	0	1	1	0	0	0	0	0	
1	1	0	0	0	1	1	1	1	
1	1	1	1	1	1	0	0	0	

G. W. Cox - Spring 2010

JK-FF Example (3)

cs309

Present State			Input	Next State		FF Inputs			
A	B	x	A	B	J _A	K _A	J _B	K _B	
0	0	0	0	1	0	0	1	0	
0	0	1	0	0	0	0	0	1	
0	1	0	1	1	1	1	1	0	
0	1	1	1	0	1	0	0	1	
1	0	0	1	1	0	0	1	1	
1	0	1	1	0	0	0	0	0	
1	1	0	0	0	1	1	1	1	
1	1	1	1	1	1	0	0	0	




Fig. 5-19 State Diagram of the Circuit of Fig. 5-18

G. W. Cox - Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

T-FF Example

cs309




Fig. 5-20 Sequential Circuit with T Flip-Flops

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Mealy and Moore Designs

cs309




Fig. 5-16 State Diagram of the Circuit of Fig. 5-15

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Mealy and Moore Designs

cs309

Moore Machine






Fig. 5-19 State Diagram of the Circuit of Fig. 5-18



(b) State diagram

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

cs309

Sequential Circuit Synthesis

G. W. Cox – Spring 2010

Synthesis procedure

cs309

1. Draw the state diagram
2. Assign binary codes to the states
3. Build the state table
4. Decide on FF types and write the FF input equations
5. Draw the logic diagram

G. W. Cox – Spring 2010

“111...” sequence detector

cs309

Design a circuit that detects a sequence of 3 or more consecutive 1's





Fig. 5-24 State Diagram for Sequence Detector

G. W. Cox – Spring 2010

Artwork
 © 2002 Prentice Hall, Inc.
 M. Morris Mano
 DIGITAL DESIGN, 3e.

Assign binary codes to the states

cs309



	A	B
S0	0	0
S1	0	1
S2	1	0
S3	1	1

Note that there are other ways to make this assignment


Fig. 5-24 State Diagram for Sequence Detector

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Build the state table

cs309



	A	B
S0	0	0
S1	0	1
S2	1	0
S3	1	1

Fig. 5-24 State Diagram for Sequence Detector

Present State		Input x	Next State		Output y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Determine FF Types and write the FF input equations

cs309

Say we use D-FF's

Present State		Input x	Next State		Output y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1




Fig. 5-25 Maps for Sequence Detector

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Draw the logic diagram

cs309

$$D_A = Ax + Bx$$

$$D_B = Ax + B'x$$

$$y = AB$$




Fig. 5-26 Logic Diagram of Sequence Detector

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Making it easier to develop FF Input Equations

cs309

The "Excitation Table"

D-FF			JK-FF				T-FF		
Q(t)	Q(t+1)	D	Q(t)	Q(t+1)	J	K	Q(t)	Q(t+1)	T
0	0	0	0	0	0	d	0	0	0
0	1	1	0	1	1	d	0	1	1
1	0	0	1	0	d	1	1	0	1
1	1	1	1	1	d	0	1	1	0

KNOW THESE!

G. W. Cox – Spring 2010

A JK-FF Example (1)

cs309

State Table

Present State		Input	Next State	
A	B	x	A	B
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

G. W. Cox – Spring 2010

A JK-FF Example (2)

cs309

State Table				JK Excitation Table				
Present State		Input	Next State		Q(t)	Q(t+1)	J	K
A	B	x	A	B				
0	0	0	0	0	0	0	0	d
0	0	1	0	1	0	1	1	d
0	1	0	1	0	1	0	d	1
0	1	1	0	1	1	1	d	0
1	0	0	1	0				
1	0	1	1	1				
1	1	0	1	1				
1	1	1	0	0				

State Table with FF Inputs								
Present State		Input	Next State		FF Inputs			
A	B	x	A	B	JA	KA	JB	KB
0	0	0	0	0	0	d	0	d
0	0	1	0	1	0	d	1	d
0	1	0	1	0	1	d	d	1
0	1	1	0	1	0	d	d	0
1	0	0	1	0	d	0	0	d
1	0	1	1	1	d	0	1	d
1	1	0	1	1	d	0	d	0
1	1	1	0	0	d	1	d	1

G. W. Cox – Spring 2010

A JK-FF Example (3)

cs309

Present State		Input	Next State		FF Inputs			
A	B	x	A	B	JA	KA	JB	KB
0	0	0	0	0	0	d	0	d
0	0	1	0	1	0	d	1	d
0	1	0	1	0	1	d	d	1
0	1	1	0	1	0	d	d	0
1	0	0	1	0	d	0	0	d
1	0	1	1	1	d	0	1	d
1	1	0	1	1	d	0	d	0
1	1	1	0	0	d	1	d	1




Fig. 5-27 Maps for J and K Input Equations

G. W. Cox – Spring 2010

Artwork
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

A JK-FF example (4)

cs309

$$\begin{aligned}
 J_A &= Bx' \\
 K_A &= Bx \\
 J_B &= x \\
 K_B &= (A \text{ XOR } x)'
 \end{aligned}$$




Fig. 5-28 Logic Diagram for Sequential Circuit with JK Flip-Flops

G. W. Cox – Spring 2010

cs309

A simple binary counter

G. W. Cox – Spring 2010

State diagram, state table, FF inputs

cs309




Fig. 5-29 State Diagram of 3-Bit Binary Counter
© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

For T Flip Flops

PS			NS			FF inputs		
A ₂	A ₁	A ₀	A ₂	A ₁	A ₀	T _{A2}	T _{A1}	T _{A0}
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

Use K-Maps to determine:

$$T_{A2} = A_1 A_0$$

$$T_{A1} = A_0$$

$$T_{A0} = 1$$

G. W. Cox – Spring 2010

Circuit

cs309




Fig. 5-31 Logic Diagram of 3-Bit Binary Counter

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

G. W. Cox – Spring 2010